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In 2013, U.S. data centers accounted for 2.2% of the country’s total electricity consumption, a gure that is projected to increase
rapidly over the next decade. Many important data center workloads in cloud computing are interactive, and they demand
strict levels of quality-of-service (QoS) to meet user expectations, making it challenging to optimize power consumption
along with increasing performance demands.
This paper introduces Hipster, a technique that combines heuristics and reinforcement learning to improve resource
eciency in cloud systems. Hipster explores heterogeneous multi-cores and dynamic voltage and frequency scaling (DVFS)
for reducing energy consumption while managing the QoS of the latency-critical workloads. To improve data center utilization
and make best usage of the available resources, Hipster can dynamically assign remaining cores to batch workloads without
violating the QoS constraints for the latency-critical workloads. We perform experiments using a 64-bit ARM big.LITTLE
platform, and show that, compared to prior work, Hipster improves the QoS guarantee for Web-Search from 80% to 96%, and
for Memcached from 92% to 99%, while reducing the energy consumption by up to 18%. Hipster is also eective in learning
and adapting automatically to specic requirements of new incoming workloads just enough to meet the QoS and optimize
resource consumption.
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1 INTRODUCTION
In 2013, U.S. data centers consumed 91 × 109 kWh, which corresponds to 2.2% of the country’s total electricity
consumption and about 100 million metric tons of carbon pollution per year [16, 24, 70]. Energy eciency
is, in fact, a major issue across the whole computing spectrum, and modern systems have been exploring al-
ternative heterogeneous processors [11, 12, 28, 29, 45, 52, 68] and Dynamic Voltage and Frequency Scaling
(DVFS) [26, 42, 59, 69] to trade-o performance and energy consumption.
Many important cloud workloads are latency-critical, and they require strict levels of quality-of-service (QoS)
to meet user expectations [36, 40, 41]. A web-search, for example, must complete within a fraction of a second [5],
otherwise users are likely to give up and leave. A previous study [22] has shown that marginal QoS delays
(of hundreds of milliseconds) can greatly impact user experience and advertising revenue. In particular, it is
important to meet the QoS tail latency, such as the 95th or 99th percentile of the request latency distribution [15].
Recent works [36, 39–41, 47, 56] have shown that traditional power management practices and CPU utilization
measures are unsuitable to drive task management for cloud workloads. This is because prior schemes (like
OS-level DVFS) work well to deliver long-term performance for batch workloads, but they can severely hurt the
QoS of latency-critical data center workloads.
As noticed in prior work [17, 56], cloud workload management is very challenging in heterogeneous server
systems because an application can experience dierent behavior in QoS and resource eciency depending on
specic resource allocation decisions. This requires careful resource characterization of the running workloads
to optimize resource usage. In many data centers, there also is a wish to run both latency-critical and batch
workloads. Running both latency-critical and batch workloads, in this way, increases cluster utilization during
periods of low demand, reducing the operational cost and the total energy consumption.
In this paper, we introduce Hipster, a scheme that manages heterogeneous multi-core allocation and DVFS
settings for latency-critical workloads given QoS constraints, while optimizing system resource consumption.
In shared data centers, Hipster allows collocation of latency-critical and batch workloads to maximize the data
center utilization. In such scenarios, the resources allocated to latency-critical workloads are just enough to meet
the QoS target, and the remaining resources are allocated to throttle the batch workloads.
The major contributions of our work are:
1 We present Hipster, a hybrid management solution combining heuristic techniques and reinforcement
learning to make resource-ecient allocation decisions, specically deciding the best mapping of latency-critical
and batch workloads on heterogeneous muti-cores and their DVFS settings.
2 Hipster is presented in two variants: HipsterIn and HipsterCo. HipsterIn (for interactive workloads)
is targeted towards allocating resources to latency-critical workloads so that the system power consumption
is minimized, whereas HipsterCo (for collocated workloads) enables running both latency-critical and batch
workloads for improved server utilization. Both variants ensure that QoS is met for the latency-critical workloads.
3 We carried out real measurement experiments on a 64-bit big-LITTLE (ARM Juno R1) platform along with
back-end services such as Web-Search and Memcached. The request generator for the applications follows a
diurnal load pattern typical of production data centers.
4 We evaluate Hipster against the only other heterogeneous platform-aware state-of-the-art scheme [56]
that dynamically allocates heterogeneous cores to latency-critical workloads. Our results show that HipsterIn
outperforms prior work, in energy consumption reduction by 13%, while achieving up to 99% QoS guarantees
for the latency-critical workloads. In addition, our results for HipsterCo show that it improves performance
by 2.3× compared to a static/conservative policy running batch workloads, while meeting QoS targets for the
latency-critical workloads.
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5 We demonstrate the ability of Hipster to adapt dynamically to new incoming workloads (not known in
advance) at runtime. Despite changes in the external workload pattern, Hipster delivers up to 98% QoS guarantees
for the latency-critical workloads. We open source Hipster with a deployment methodology that can be used to
manage other cloud workloads.
2 MOTIVATION
Previous studies [6, 19, 56, 57] have shown that data centers like Google and Facebook operate at peak load
only for a small fraction of the day, where the power consumption and load are proportional. The number of
queries per second during a web search, a typical load at Google data center, varies between about 5% and 80%
of maximum capacity [31, 40, 47]. Similarly, Facebook consistently sees diurnal load variations between 10% and
95% of maximum capacity, across multiple server clusters [4, 8]. The periods of low server utilization provide
opportunity to reduce data center energy consumption [17, 18, 41, 56].
For instance, Figure 1 shows a Web-Search application running on two big cores of an ARM big.LITTLE
architecture (details on experimental setup are given in section 4.1). The diurnal load variation pattern was
obtained from [31, 40, 47]. As can be seen in the gure, although load drops dramatically, power consumption
is always at 60% or above. For this reason, both academia and industry are working towards better energy
proportionality; i.e. that the system’s power consumption is proportional to utilization.
There are also opportunities to improve energy eciency using heterogeneous servers combined with
DVFS [62]. Heterogeneous servers can minimize power consumption at low load by deploying small cores, and can
provide maximum performance using big cores to meet the QoS target for latency-critical workloads [11, 35, 56].
2.1 Mixing Dierent Core Types with DVFS
Figure 2 shows the energy eciency in RPS/Watt (Requests Per Second per Watt) and QPS/Watt (Queries Per
Second per Watt) when using a state-of-the-art baseline policy [56]. We explore a heterogeneous architecture
mixing dierent cores types and DVFS (HetCMP) running Memcached (Figure 2a) and Web-Search (Figure 2b)
at dierent load levels. For each policy, among the congurations where the QoS is met at each load level, the
conguration with the least power consumption is selected. The table at the bottom of each subgure shows the
conguration selected by HetCMP and our baseline policy. In the congurations of the embedded table, B and
S represent big and small cores, respectively. The conguration space for HetCMP consists of core-mappings
(big and small cores) and DVFS combinations for a heterogeneous platform, whereas the baseline policy consists
exclusively of either big or small cores at the highest DVFS. The congurations available for the baseline policy
are therefore a subset of HetCMP. Experimental details are given in Section 4.
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Fig. 1. Power drawn for a diurnal load [31, 40, 47] for Web-Search running on two big cores of the ARM Juno R1 (64-bit
big.LITTLE) platform. The workload is given by queries per second (QPS).
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Fig. 2. Throughput per wa of Memcached (2a) and Web-Search (2b) with baseline policy (BP) [56] and heterogeneous
platforms with DVFS (HetCMP) at dierent load levels along with their respective state machines (2c)
Figure 2 raises two main concerns with current state-of-the-art heuristic algorithm [56]. First, Figure 2a
demonstrates that in periods of low load (less than 60% of max capacity for Memcached), exclusive use of low
performance cores at lower DVFS ensures QoS is met while reducing static-power, thus making it an excellent
option to use for periods of low load. As the load increases, HetCMP transitions from low performance cores to a
best combination of small and big cores at a given DVFS (for instance, 2 big and 2 small cores – 2B2S at 0.9 GHz
at 89% load) to deliver the required latency. On the other hand, the baseline policy transitions directly from low
performance cores to high performance cores at highest DVFS to deliver the required latency, thereby increasing
energy consumption by 27.74% (mean). In periods of very high load (more than 90% for Memcached), exclusive
use of high performance cores at higher DVFS ensures QoS is met with better energy proportionality. Similar
results were observed for Web-Search (Figure 2b) with up to 25% (mean) energy savings. The state-machine
conguration for Memcached and Web-Search are represented by the blue and red line, respectively, in Figure 2c.
In summary, we show that small and big cores are an attractive option for periods of low load and very
high load, respectively, while meeting QoS targets at a much lower cost. On the other hand, for intermediate
loads, which are generally experienced by data centers during the day [66], harnessing HetCMP provides the
opportunity for higher performance at a lower cost.
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Fig. 3. Energy eiciency at various load levels for Memcached while meeting QoS, using the state-machine of Web-Search
normalized to the state-machine of Memcached (lower is worse); converse for Web-Search.
2.2 Exploring Individual Workload Particularities
We observe that prior work [56] relies on a general single heuristic to allocate exclusively big or small cores to
workloads. By allowing an arbitrary allocation mix of big and small cores with DVFS, this kind of heuristic can
be sub-optimal across diverse applications and architectures (evaluation details in Section 4); that is, a single
state-machine management (as in prior work) may fail to precisely satisfy the QoS targets given distinct workload
characteristics of diverse applications. To illustrate this point, Figure 2c shows two distinct/unique state transition
mappings that are optimal (throughput per watt) at dierent load capacities for Memcached and Web-Search.
Figure 3 shows the energy eciency that would be neglected (ensuring QoS is met at dierent load levels) when
using the state-machine built for Web-Search but used for the Memcached workload, normalized to the energy
eciency using the state-machine built exclusively for Memcached; and vice-versa. Figure 3 demonstrates that
dierent latency-critical applications benet from dierent state-transition mappings and show improvement in
energy eciency up to 35% for Memcached (at 90% load) and up to 19% for Web-Search (at 50% load). For instance,
at low loads and at very high loads both applications use exclusively small cores (low static power) or big cores
(high static power), respectively. However, for intermediate loads, the congurations in the state-transition for
Web-Search are not present in Memcached and vice-versa, thus providing minimal to no energy optimization.
In practical scenarios, each workload has a time-varying load [38] and a QoS target that needs to be met.
As shown in Figure 2 and 3, there exists a unique conguration for each load that optimizes energy eciency.
Moreover, the time-varying load presented in two forms: sudden load spikes [15] or gradual load changes [31, 47].
Both these forms present a challenge for a heuristic based approach as it jumps across multiple congurations to
meet the QoS target, thereby leading to QoS violations due to rampant core oscillations. Also, the authors of
Rubik [36] note that core-transitions are far more costly relative to DVFS changes.
We argue that there is a need for an application-tailored learning approach that can best exploit the energy
eciency benets of heterogeneous architectures and DVFS features, and can deal with sudden/gradual load
changes across dierent levels. This is precisely what Hipster delivers.
3 THE HIPSTER APPROACH
In this section, we introduce Hipster, a hybrid reinforcement learning (RL) approach coupled with a feedback
controller that dynamically allocates workloads to heterogeneous cores while selecting optimized DVFS settings.
We propose a variant, called HipsterIn, that is optimized for latency-critical workloads running solo in the system,
adjusting the system conguration to reduce energy consumption. The HipsterCo variant, which supports collo-
cation of latency-critical and batch workloads, and focuses on maximizing the throughput of the batch workloads.
Both variants of Hipster always ensure that the QoS requirements are met for the latency-critical workloads.
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3.1 Machine Learning to Design Eicient Systems
We observe that Reinforcement Learning (RL) can be a better approach to design ecient systems in contrast to
simpler techniques like regression techniques for the following reasons:
1 In practical settings, RL can provide substantial advantage over regression techniques by eliminating the need to train
the model with large amounts of oine labeled-data.
2 Given the dynamic nature of applications in modern data centers, RL can adapt/tune the model at runtime for dierent
applications and servers, thereby making it a convenient black-box method to deploy in production data centers. This has the
potential to dynamically learn an applications’ behavior and improve the QoS guarantee while reducing energy consumption.
3 While regression models may have lower overhead than RL approaches, we show in our experiments that Hipster’s
overhead is still <0.2% (see Section 3.10); this is similar to the overhead incurred by prior work [41, 56] without using RL
techniques.
3.2 Hipster Reinforcement Learning
The RL problem solved by Hipster is formulated as a Markov Decision Process (MDP) [58]. In an MDP, a decision-making
process must learn the best course of action to maximize its total reward over time. At each discrete instant, n, the process can
observe its current “state”, wn , and it must choose an “action” cn from a nite set of alternatives. Depending on the chosen
action and current state (but nothing else), there is an unknown probability distribution controlling which state, wn+1, it
enters next and the reward, λn , that it receives. The problem is to maximize the total discounted reward, given by
∑∞
n=0 γ
nλn ,
where γ is the discounting factor. The discounting factor γ should be positive and (slightly) less than one, in order to reect
a moderate preference for rewards in the near future.
The hybrid task management problem solved by Hipster is translated to an MDP as follows. The state wn indicates the
current load on the latency-critical application, measured during the (prior) time interval tn−1 to tn . Hipster quantizes the
load into buckets. Specically, the latency-critical application provides a measurement of the percentage load during the time
interval, in terms of requests per second, queries per second, or similar. The action, cn , chosen by Hipster depending on the
state, determines the conguration to be used in the (next) time interval, tn to tn+1; i.e. the combination of cores and DVFS
settings allocated to the latency-critical application. These settings are used for the upcoming interval, at the end of which, at
time tn+1, the reward λn is determined depending on the level of QoS relative to the target, given a metric of optimization:
either the system power consumption (HipsterIn) or the throughput of the batch workloads (HipsterCo). A precise denition
of the calculation of the reward is given in Section 3.7.
RL is a type of unsupervised machine learning with a focus on online learning [49]. It solves an MDP by maintaining a
table of values, R (w, c ), indexed on the possible states w ∈W and possible actions c ∈ C . The entry R (w, c ) estimates the total
discounted reward that will be received, starting from state w , if the decision-making process starts by choosing next action c .
Assuming that the lookup table, R (w, c ) has close to correct values, then, if the current state is wn , the best action cn is the
one that gives the maximum total discounted reward; i.e. cn = argmaxc R (wn , c ). The process chooses this value of cn , then
it updates R (wn , cn ) using a particular formula based on the old and new states, wn and wn+1, and the reward λn .1 A classic
problem in RL is known as the exploitation–exploration dilemma, which captures the need not only to exploit the best solution
identied so far, but also to fully explore alternatives, which may or may not be better than the current ones stored in the
table.
Hipster uses a hybrid RL approach [65], which combines reinforcement learning with a heuristic, to be used while the
algorithm is still learning optimized resource allocation decisions. For Hipster, the heuristic improves QoS at the beginning of
the execution and it is also re-used after a change in the characteristics of the problem, e.g. the mix of batch workloads. A
hybrid RL [65] has the potential to outperform pure RL schemes [33, 64] that only deal with the exploitation–exploration
dilemma (e.g. Q-learning), for several reasons:
1 During the learning phase, online unsupervised learning without a heuristic generates random decisions, which would
produce unacceptable QoS violations.
1The update of R (wn, cn ) is on line 18 of Algorithm 1.
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Fig. 4. High-level view of Hipster runtime system
2 As the complexity of the problem increases, in terms of workloads, number of cores, DVFS settings, and so on, it may
take longer to learn the table R. In contrast, a hybrid RL can quickly nd acceptable solutions even during the learning phase.
3 The exploration feature of many RL approaches is necessary to capture a global maximum, but it may cause extra
QoS violations. Using a heuristic in the learning phase can reduce the need to explore congurations that clearly violate QoS.
3.3 Hipster Runtime System
Figure 4 shows a high-level view of the Hipster runtime system, including QoS Monitor, Heuristic Mapper (used in the
learning phase), Exploitation Phase, and Mapper Module (used in both learning and exploitation phase). Given a QoS target,
an incoming load, and a metric to optimize for, Hipster learns the most adequate core conguration and DVFS settings by
managing a lookup table that is used to map the workloads to the available hardware resources.
3.4 QoS Monitor
The QoS Monitor is responsible for periodically collecting the performance statistics from the latency-critical and batch
workloads. For the latency-critical workload, Hipster gathers the appropriate application-level QoS metrics such as throughput
(RPS or QPS) and latency (query tail latency). It also reads the current load on the latency-critical workload and quantises this
value into discrete buckets between 0 and T − 1, for (some) small value T . HipsterCo uses a proling tool to measure the
throughput of the batch workloads, using per core hardware performance counters, such as CPU utilization, cache-misses
and IPS.
3.5 Learning and exploitation phases
The data collected by the QoS monitor is used to make the thread-to-core mapping decisions. In the learning phase, Hipster
uses a feedback control loop based on heuristics to map the latency-critical workload to resources. Following the intuition
from Section 2, when load is low, the mapper executes the latency-critical workload on small cores at lower DVFS states, and
when load is high, it uses a combination of big and small cores at higher DVFS. Hipster also begins populating the lookup table
so that each entry approximates the corresponding total discounted reward. Specically, Hipster uses the reward mechanism
(Section 3.7) to prefer core congurations that minimize system energy consumption or maximize batch workload throughput,
while ensuring as well as possible that at least 95 % QoS guarantee is achieved [32].
In the exploitation phase, Hipster uses the lookup table to select the core mapping and DVFS settings, based on the load. It
also continues to update the values in the lookup table, in order to continue to improve the mapping decisions. At runtime,
Hipster determines when to dynamically switch between the learning and exploitation phases, based on a prexed time
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quantum. At deployment stage, we ensure that the bucket size for each workload gives at least 95 % QoS guarantee [38] with
minimal energy consumption.
3.6 Heuristic Mapper (Learning Phase)
The heuristic mapper is a state machine with a feedback control loop based on the ideas of Octopus-Man [56]. The current state
identies the core conguration: the DVFS settings and number and type of cores to use for the latency-critical workload.2
The choice of available states depends on the platform; i.e. the total number and types of cores, and the DVFS settings. There
is a predened ordering of the states, approximately from highest to lowest power eciency. This ordering is determined by
measuring the power and performance of each state using a CPU-intensive microbenchmark consisting of several mathematical
operations without memory accesses.
Whenever QoS is close to being violated, the state machine transitions into the next-higher power state. The QoS is
quantied using the currently measured tail latency at the 95th or 99th percentile, denoted QoScurr. The target tail latency is
denoted by QoS target. The state machine transitions to the next-higher state whenever the time interval ends in the so-called
danger zone dened by:
QoScurr > QoStarget ×QoSD
where QoSD is a parameter between 0 and 1 that denes the size of the danger zone. Whether such a state transition
improves or degrades performance and whether it actually increases or decreases power depends on the characteristics of the
platform and the particular workloads. The state machine may have to make several consecutive state transitions until the
QoS is met.
In contrast, whenever the QoS is far from being violated, the state machine transitions into the next-lower power state.
This happens whenever the time interval ends in the so-called safe zone dened by:
QoScurr < QoStarget ×QoSS
where QoSS is a parameter between 0 and QoSD that denes the size of the safe zone. The values of QoSD and QoSS are
determined to avoid oscillations between adjacent states, empirically computed as in prior work [32, 56].
We observe that the heuristic proposed by Octopus-Man [56] is attractive because of its simplicity but it can be sub-optimal
(see Section 2, Figure 2c) because there is no common static ordering of conguration states that works for all workloads.
Moreover, in practice, the state machine may respond slowly to rapid changes in load. Nevertheless, we found that such a
state machine heuristic is powerful when used to accelerate the learning phase of the RL algorithm. The heuristic enables
exploring viable core congurations to quickly populate reasonable reward values into the lookup table.
3.7 Reward Calculation
During both the learning and exploitation phases, the values in the lookup table are dependent on the reward, calculated as
dened in Algorithm 1. The reward calculation is invoked after each monitoring interval, and its denition is determined
empirically (more details in Section 3.9). The reward λn has three parts: QoS Reward, Stochastic Reward, and either Power
Reward (for HipsterIn) or Throughput Reward (for HipsterCo).
3.7.1 QoS Reward. The ratio of the measured QoS to the QoS target is known as QoSreward. If this value is less than one,
then the QoS target has been met, and it quanties how quick the response was as the QoS earliness. In this case, line 7 or 9
applies a positive reward that prefers congurations that approach the QoS target, which acts as a heuristic to reduce energy
consumption or improve batch workload throughput. If QoSreward is greater than one, then the QoS target has not been met,
and it determines how intense the violation was as the QoS tardiness. In this case, line 11 applies a negative QoS reward.
3.7.2 Stochastic Reward. When the QoS is below the target, as dened in Section 3.6, but still over the danger zone,
then a stochastic penalty is applied (line 9 of Algorithm 1). The stochastic penalty oers the possibility to continue to explore
the conguration, but with a smaller probability. In future, other external inuences for the latency-critical workload like
noise, contention on shared resources, pending queue lengths, etc., may cause a QoS violation.
2State machines and Markov Decision Processes use “state” with dierent meanings. In Section 3.6 (only), “state” refers to the core conguration,
elsewhere it refers to the load.
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Algorithm 1 Reward mechanism
. Determine reward λn based on interval tn . . . tn+1
1: Let QoS target be the target QoS of the interactive workload.
2: QoScurr = QoSMonitorLatency
3: Power = QoSMonitorPower
4: QoSreward = QoScurr/QoS target
5: Power reward = TDP/Power . TDP (thermal design power)
6: if QoScurr < QoS target ×QoSD then
7: λn = QoSreward + 1
8: else if QoScurr < QoS target then
9: λn = QoSreward + 1 − Random(0, 1)
10: else
11: λn = −QoSreward − 1
12: if there exist batch jobs then
13: Throuдhput reward =
BIPS+S IPS
maxIPS (B )+maxIPS (S )
14: λn = λn +Throuдhput reward
15: else
16: λn = λn + Power reward
17: if @R (wn , cn ) then R (wn , cn ) = 0
18: R (wn , cn ) = R (wn , cn ) + α
(
λn + γ max
d ∈C
R (wn+1,d ) − R (wn , cn )
)
3.7.3 Throughput Reward (HipsterCo). We dene Throuдhput reward to capture the benets of co-locating batch jobs,
which is calculated in line 13 to 14 of Algorithm 1 in relationship with the total throughput of the batch workloads. Since
HipsterCo does not require modications to the batch workloads, it is only possible to measure their throughput in a generic
way using performance counters. Specically, the throughput is quantied in terms of IPS. The parameters BIPS and S IPS
measure the total IPS of the big and small clusters running batch workloads, respectively. The denominator is constant given
by the sum of maxIPS (B) and maxIPS (S ), which measure the maximum IPS, at highest DVFS, for the big and small cores
respectively. More details are given in Section 4.1.
3.7.4 Power Reward (HipsterIn). The ratio of the thermal design power (TDP) to the measured system power con-
sumption is known as Powerreward as shown in line 5 and applied in line 16. A smaller value of this term means that the
system power consumption was lower, and it increases the reward.
3.7.5 Reward Update Function. Once the reward λn has been calculated, line 18 updates the value of R (wn , cn ) in the
lookup table, and this is done in the same way during both the learning and exploitation phases. This update is done using
two scalar parameters, both between zero and one: the learning rate, α , and the discounting factor, γ .
The α coecient in line 18 of Algorithm 1 is the learning factor, which controls the rate at which the values in the
lookup table R (w, c ) are updated. A large value of α close to one means that the algorithm learns quickly, favoring recent
experience, but increasing the susceptibility to noise. In contrast, a small value of α means that the algorithm learns slowly.
In our experiments we used α = 0.6
The γ coecient in line 18 of Algorithm 1 is the discounting factor, which quanties the preference for short-term
rewards [63]. Setting γ = 0 means that the algorithm only relies on immediate short-term rewards. To allow a balance
between short-term and future rewards, we set γ = 0.9 (empirically determined). In other words, this methodology allows
the optimization problem to also take into account future rewards.
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Algorithm 2 Exploitation Phase
1: Let X be threshold on QoS guarantee to re-enter learning phase
2: Let wn be observed load for interval tn−1 . . . tn
3: Let cn be conguration for interval tn . . . tn+1
4: Let n = 0
5: repeat
. At time tn , choose conguration for tn to tn+1
6: Let cn = maxd ∈C R (wn ,d )
7: if there exist batch jobs then
8: Allocate remaining cores to batch jobs
9: if latency-critical jobs on a single core type then
10: Set highest DVFS for other core type
11: else
12: Set lowest DVFS for remaining cores
13: Sleep until tn+1 . Run for interval tn to tn+1
14: Let wn+1 be the quantised load from the latency-critical workload
15: Call Algorithm 1 . Algorithm 1 updates R (wn , cn )
16: n = n + 1
17: if QoSGuarantee ≤ X then Learning phase
18: until Terminated
3.8 Exploitation Phase
The exploitation phase of Hipster is dened by Algorithm 2. Line 6 determines the conguration, cn , with the highest
estimated total discounted reward. Lines 7 to 12 apply the conguration by mapping the workloads to the available resources,
as described below, depending on the specic variant of Hipster (HipsterIn or HipsterCo). Line 13 runs the workload for the
next time interval, and line 15 calls Algorithm 1 to update the lookup table, based on the metrics obtained by the QoS Monitor
during the time interval. Line 17 re-enters the learning phase when necessary. The mapping of workloads to computational
resources is performed in accordance to the following reward mechanisms.
3.8.1 Reward Mechanism for HipsterIn. To minimize power consumption while meeting the QoS target for latency-critical
workloads, the conguration with the highest reward is selected and then DVFS setting for the remaining cores is set to the
lowest value (Lines 11 to 12 of Algorithm 2).
3.8.2 Reward Mechanism for HipsterCo. Corroborating the ndings of prior work [41], we observe that collocating both
latency-critical and batch workloads degrades QoS at higher loads due to shared resource contention. If the reward mechanism
is not aware of such collocations, it may make decisions that violate QoS for the latency-critical workload and/or reduce
the throughput of the batch workloads. To mitigate this issue, we introduce the following mechanisms. First, to maximize
the throughput of the throughput-oriented workloads while meeting QoS targets, all of the remaining cores are allocated to
the batch workloads (lines 7 to 8 in Algorithm 2). Second, in case the latency-critical job is allocated exclusively to a given
core type, the other core type is set to the highest DVFS to accelerate the batch workloads (lines 9 to 10 in Algorithm 2). For
instance, on a two-socket/cluster system with two cores per socket/cluster, if the latency-critical workload is running on two
small cores, the big cores are allocated to the batch workloads at the highest DVFS.
3.9 Load Responsiveness
To ensure that QoS is met for latency-critical workloads, Hipster must quickly respond to uctuations in load and latency,
either due to changes in core mapping, DVFS or any external inuence. Therefore, the responsiveness to load in Hipster
is determined by (a) the computation latency in migrating cores and setting DVFS, (b) the reaction time of QoS between
migrating an application from current mapping to future mapping, and (c) the granularity of monitoring for the latency-critical
workload’s QoS.
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In Hipster, we determine the sampling interval as a sum of the monitoring interval for the latency-critical application,
and the overhead to switch the core mapping and DVFS. As the default monitoring interval for Memcached and Web-Search
is one second, the latency required for changes in core mapping and DVFS are negligible [12, 37, 43].
3.10 Hipster Implementation
Hipster is implemented in user space, and it uses minimal hardware support exposed by Linux. The hardware-dependent
components of Hipster are QoS Monitor and Mapper Module, together with a lookup table, as shown in Figure 4.
QoS Monitor. Hipster uses a separate process to read the power measurements using native energy meters, at the sam-
pling interval of the application. In addition to measuring energy, the QoS Monitor also gathers runtime statistics for the
query/request latency of the latency-critical workload, using a logle interface. In the case of HipsterCo, the batch workload
aggregate IPS per core are measured using the performance monitoring tool, perf [55], specically using the perf_event
instructions [13, 14]. Alternatives to perf include the proling tools [61] supported by Docker and Kubernetes [7].
Mapper Module. The workloads are mapped to cores using the Linux sched_setainity call and DVFS is controlled using
acpi-cpufreq. In addition, Hipster suspends and resumes the batch workloads using the relevant OS signals (SIGSTOP and
SIGCONT in Linux).
Runtime overhead. Hipster has a simple algorithm, requiring few control ow statements and main memory accesses,
so its runtime overhead is negligible. We measured the execution time overhead (implemented in Python and including I/O)
to be <2ms, so triggering Hipster every second, as in our experiments, incurs an overhead <0.2%.
Lookup table. Each iteration of the RL algorithm accesses and modies entries in the lookup table. To ensure these
operations take negligible time, the computational complexity to access the table should be at most a few instructions. The
lookup table in Hipster was implemented using a Python dictionary, using open addressing to resolve hash collisions, thereby
having a computational complexity of O (1) irrespective of the operation [54].
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Fig. 5. Lookup table size (log scale) with same
number of small and big cores, using 10 dierent
DVFS seings, and bucket size of 100.
We observe that the lookup table size can grow quickly (see Figure 5)
with the number of big/small cores, DVFS settings, and the number of load
buckets. Let us say there are B big cores and S small cores available, and
Bf and Sf available DVFS settings for big and small cores, respectively,
then the total number of actions in the table would be C(B+Bf , Bf ) ×
C(S+Sf , Sf ), where C(x, y) refers to the number of dierent ways to
choose actions (y) for out of x distinct elements. This grows in the order
of O (BBf × SSf ).
Figure 5 shows the unoptimized (or naïve) lookup table size in kB
when the number of big cores is equal to number of small cores (B =
S) with 10 DVFS states for big and small cores (Bf = Sf = 10) with 100
load buckets (w). For instance, 64 cores of each type leads to 40,960,000
combinations (in contrast to 56 congurations on ARM Juno), which
gives a table size of approximately 327MB for a whole node.
To reduce the size of the lookup table in Hipster, we store the congu-
ration and reward only for the congurations which have been explored
so far. The lookup table is still implemented using a Python dictionary
as the complexity is O (1) irrespective of the operation. Furthermore, in the exploitation phase, we ensure that each load
bucket (w) contains only the top K (in our case, K = 5) congurations with highest discounted maximum rewards.
4 EVALUATION
4.1 Cloud Benchmarks
We evaluate Hipster using two latency-critical applications,Memcached andWeb-Search, which have distinct characteristics
and impact on shared resources [41]. Memcached [25] is an open source implementation of an in-memory key-value store
for data caching used in many services from Twitter, Facebook and Google [4, 51]. The backend of Web-Search [6, 35] is an
instance of Elasticsearch [21], an open source implementation of a search engine used by many companies including Netix
and Facebook.
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The load generator (Faban) for Memcached and Web-Search is adapted from CloudSuite 3.0 [25]. It is congured to model
diurnal load changes (Figure 1), simulating a period of 36 hours [47]; each hour in the original workload corresponds to one
minute in our experiments. For the batch workloads [44, 71], we use the programs from the SPEC CPU 2006 suite [30].
For Memcached, we dene the tail latency to be the 95th percentile request latency, with a target of 10 ms; for Web-Search,
we dene it to be the 90th percentile query latency, with a target of 500 ms. The QoS targets are based on the specication
of CloudSuite [25]. Table 1 lists the two latency-critical applications, their congurations, maximum loads, and target tail
latency in milliseconds. For each latency-critical workload, the maximum load is chosen so that the platform is able to meet
the tail latency when running on the big cores at maximum DVFS state.
We specify the QoS targets according to the capacity and characteristics of our target platform. We rst ran memcached,
without Hipster, pinning it to the two big cores at the highest DVFS setting (2B0S-1.15GHz). We observed that the minimum
achievable tail latency target, for a 95% QoS guarantee, was 3ms. This justies using the 10ms target from the CloudSuite
specication.
4.2 Heterogeneous Platform
We perform the evaluation experiments on an ARM Juno R1 developer board [2] with Linux (kernel 4.3). The Juno board is a
64-bit ARMv8 big.LITTLE architecture with two high-performance out-of-order Cortex-A57 (big) cores and four low-power
in-order Cortex-A53 (small) cores. The cores are integrated on a single chip with o-chip 8 GB DRAM. The two big cores
form a cluster with a shared 2 MB L2 cache, and the four small cores form another cluster with a shared 1 MB L2 cache. The
big cores are capable of DVFS from 0.6 GHz up to 1.15 GHz, whereas the small cores are xed at 0.65 GHz. The architecture is
schematically shown in Figure 6. A cache coherent interconnect (CoreLink CCI-400) provides full cache coherency among the
heterogeneous cores, allowing a shared memory application to run on both clusters simultaneously. The workload generator
runs on another machine: an AppliedMicro X-Gene2 64-bit ARMv8-A [48] with eight cores at 2.4 GHz and 128 GB DRAM.
4.2.1 Power eiciency. The power consumption of the Juno platform is obtained by reading specic hardware registers [1].
These registers report separately the power consumed by the big cluster, small cluster, and the rest of the system (Juno’s sys
register [3]). The power consumption of the Mali GPU is also available, but it is negligible because the GPU is disabled in all
our experiments. Performance is quantied using the IPS measured by hardware performance counters.
Table 2 summarizes the power and performance characteristics of the big cluster (2 cores) and the small cluster (4 cores).
We characterize the heterogeneous platform by running a compute-intensive microbenchmark (same as used in Section 3.6)
consisting of mathematical operations without memory accesses. We report the system power consumption as the sum of
the big and small clusters and the rest of the system (including memory controllers, etc). For the per-cluster comparison,
we run the microbenchmark on all the cores in the cluster (two big cores vs four small cores). For a per-core comparison,
we run the microbenchmark either on a single big core or on a single small core.
Considering system power, a single big core is 52% more power-ecient than a single small core, in terms of IPS per
watt (Table 2). However, taking into account all cores in a cluster, and assuming that all cores can be fully utilized, a small
cluster is 25% more power-ecient than a big cluster. This discrepancy is due to the rest of the system, outside the core
clusters, which consumes about the same power as a big core at full utilization (0.76 W). If we subtract the power of the rest
of the system, a single small core is 2.3× more power-ecient than a big core. We notice that small cores are attractive for
throughput-oriented workloads, because of improved power eciency. Big cores are, however, still needed for latency-critical
workloads with tight QoS constraints, as a result of computationally-intensive single-threaded requests.
4.3 HipsterIn Results
This section evaluates the eectiveness of HipsterIn, as a policy for managing a single interactive workload. The objective is
to minimize system energy consumption while satisfying QoS.
For HipsterIn, we set the learning phase to be 500 seconds, except when quantifying the learning time, where we set it to
200 seconds. In addition, we quantify HipsterIn with changes in application at runtime, where we run each application for
1500 seconds. In deploying Octopus-Man for comparisons, we rst performed a sweep on the danger and safe thresholds, and
picked the combination of thresholds with the highest QoS guarantee.
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Fig. 6. Heterogeneous processor platform (ARM
Juno R1)
App Workload Max. Load Target Tail
Conguration latency (ms)
Memcached Twitter caching 36 000 RPS 10 (95%ile)
server of 1.3GB
Web-Search English Wikipedia 44 QPS | think- 500 (90%ile)
Zipan distribution time of 2sec[23]
Table 1. Workload configurations, maximum load while meeting the target
tail latency with two big cores for latency-critical applications.
Power (Watts ) Per f .(IPS × 106)
Core type (GHz) All cores One core All cores One core
Big A57 (1.15) 2.30 1.62 4,260 2,138
Small A53 (0.65) 1.43 0.95 3,298 826
Table 2. Power and performance characterization on Juno platform using
microbenchmark from section 4.1
0
10
20
30
95
%
ile
 la
t. 
(m
s) LATENCY Danger zone Safe zone Target
0
20000
40000
RP
S
0.6
0.65
0.9
1.15
DV
FS
 (G
Hz
) Big Core
Small Core
0 200 400 600 800 1000 1200 1400
Time (S)
0B1S
0B2S
0B3S
0B4S
1B3S
2B2S
2B0S
Co
re
s
Fig. 7. Static mapping (all big cores) on Memcached
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Fig. 8. Static mapping (all big cores) on Web-Search
4.3.1 Hipster’s Heuristic Policy (interactive only). We rst evaluate the eectiveness of Hipster’s heuristic policy
alone, for mapping interactive workloads. Figure 7 and 8 show the results for both Memcached and Web-Search with static
mapping, for which the interactive threads are mapped to the two big cores at highest DVFS of 1.15 GHz. Figure 9 shows
the results for both workloads: Memcached (left-hand column, subgures (a) and (c)) and Web-search (right-hand column,
subgures (b) and (d)). The columns, from left to right, correspond to Octopus-Man ((c) and (d)) and Hipster’s heuristic policy
((e) and (f)). For each subgure, from top to bottom, the rst plot presents the tail latency (QoS), with the target marked with
a dashed line. The second plot shows the achieved throughput in RPS (requests per second). The third plot presents the DVFS
of the big and small cores, and the fourth plot represents the choice of core mapping.
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(c) Hipster’s heuristic mapper
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Fig. 9. Comparison of Hipster’s heuristic policy (boom) with Octopus-Man (top). Results are shown for Memcached
(le-hand column) and Web-Search (right-hand column) on ARM Juno R1.
Comparing the DVFS and core conguration subplots, we observe that Hipster’s heuristic policy is successfully exploring
the DVFS settings available on the Juno platform (third plots), and it is exploring all congurations including those that use
both big and small cores at the same time (bottom plots). In contrast, Octopus-Man does not adjust the DVFS settings and
it uses either the big or small cores, but not both at once.
Both Octopus-Man and Hipster’s heuristic policy frequently oscillate between consecutive core congurations. In the case
of Octopus-Man, there are clear oscillations between two big cores and four small cores, for example between the 600th and
800th seconds of Memcached. Using two big cores satises QoS but since it is within the safe zone, Octopus-Man switches
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to four small cores, which enters the danger zone, generating an alert provoking a return to two big cores. Such oscillations
between cores in dierent clusters leads to severe QoS degradation of up to 20%. As expected, the static mapping (all big
cores) has the least number of violations.
In summary, although Hipster’s heuristic policy alone improves over Octopus-Man by exploiting a wider search space, it
still suers from an unacceptable number of QoS violations.
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Fig. 10. HipsterIn on Memcached
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Fig. 11. HipsterIn on Web-Search
4.3.2 HipsterIn: Memcached Results. Figure 10 shows the results using HipsterIn for Memcached. After completing
the learning phase, the oscillatory eect between core mappings is greatly reduced (by 8.3%), and overall the QoS guarantee is
improved by 24% compared with the learning phase. HipsterIn performs well because it moves directly to the appropriate core
conguration for a given load that satises QoS. In addition to switching between a combination of dierent cores, HipsterIn
also explores more ne-grained DVFS adaptations, which has lower overheads (of microseconds) compared with migrations
between cores (order of milliseconds) [36].
4.3.3 HipsterIn: Web-Search Results. Figure 11 shows the results using HipsterIn for Web-Search. In contrast to
the heuristic policies (Octopus-Man and Hipster’s heuristic), during the exploitation phase, HipsterIn monitors the QoS
and dynamically adjusts the core mapping and DVFS settings to adapt to load uctuations. Both Hipster’s heuristic and
Octopus-Man perform aggressive changes to core mappings to reduce energy, leading to a negative impact on QoS. On
the other hand, HipsterIn shows a more balanced behavior, performing 4.7× fewer task migrations than Octopus-Man for
Web-Search, while improving QoS up to 16% and reducing energy consumption by 13.5%.
4.3.4 HipsterIn: Swapping applications. We also evaluate the eectiveness of HipsterIn to adapt to changes in appli-
cation at runtime and deliver real-time performance guarantees even for the new incoming application.
Web-Search to Memcached. Figure 12 shows the results using HipsterIn when swapping from Web-Search (represented
in red) to Memcached (represented in cyan) after 1500 s of execution. “NA” in the last two subplots on y-axis represents the
period when Memcached or Web-Search are running exclusively. HipsterIn shows a more balanced behavior, performing 22%
fewer violations than learning phase, set at 500-seconds, when running Web-Search. Thereafter, when swapping Web-Search
with Memcached observe that HipsterIn has a far more QoS violations but quickly adapts to changes in application by learning
the lookup table suitable for Memcached.
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Fig. 12. HipsterIn on Web-Search swapping to Memcached
Memcached to Web-Search. Figure 13 shows the results using HipsterIn when swapping from Memcached (represented
in cyan) to Web-Search (represented in red) after 1500 s of execution. “NA” in the last two subplots on y-axis represents the
period when Web-Search or Memcached are running exclusively. When application is swapped at runtime from Memcached
to Web-Search, HipsterIn dynamically updates the lookup table to adapt to changes in application behavior. For instance,
observe at 1500 s, HipsterIn has large number of violations (by 7.1%) but after 2000 s the number of violations drop as HipsterIn
adapts the lookup table and the overall QoS guarantee is improved by 18%. The QoS guarantee of HipsterIn for Web-Search is
95%, which is similar to QoS guarantee when running Web-Search from the start (Table 3)
4.3.5 HipsterIn Summary. Table 3 summarizes the QoS guarantee, QoS tardiness and energy reduction for Memcached
and Web-Search for dierent policies: Static (all big cores), Static (all small cores), Hipster’s heuristic mapper, Octopus-Man
and HipsterIn. We compare the energy consumption of each mapping schema against Static (all big cores). We quantify the QoS
behavior at each sampling interval by assessing the measured QoS using two metrics: QoS guarantee and QoS tardiness.3 The
QoS Guarantee is the percentage of samples for which the measured QoS did not violate the target (100%-QoS violations%). The
QoS tardiness in the table is the average (mean) of the QoS tardiness, including only the samples that violated the QoS target.
As shown in Table 3, for Web-Search and Memcached, static (all small cores) cannot meet the required QoS. On the one
hand, the heuristic policies reduce energy marginally, but violate QoS due to excessive core migrations. On the other hand,
HipsterIn meets QoS at 99.4% and 96.4% for Memcached and Web-Search, while having energy savings of 14.3% and 17.8%,
respectively.
3QoS Tardiness is QoScurr/QoStarget, using the denitions from Section 3.7.
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Fig. 13. HipsterIn on Memcached swapping to Web-Search
QoS Guarantee QoS Tardiness Enerдy Reduction
Memcached Web − Search Memcached Web − Search Memcached Web − Search
Static (all big cores) 99.5% 99.5% 1.1 1.3 - -
Static (all small cores) 85.8% 78.4% 1.4 2.0 48.0% 31.0%
Hipster ′s Heuristic 89.9% 95.3% 1.8 1.9 18.7% 13.6%
OctopusMan 92.0% 80.0% 2.2 2.1 17.2% 4.3%
HipsterIn 99.4% 96.5% 1.4 2.0 14.3% 17.8%
Table 3. HipsterIn: summary of QoS guarantees, tardiness and energy savings for Memcached (Mem) and Web-Search (Web).
4.3.6 HipsterIn Analysis.
Rapid adaptation to load changes. We show that Hipster can respond to sudden or rapid changes in load by directly
mapping to a conguration while satisfying the QoS. To demonstrate this, we perform an experiment by deploying Memcached
and vary the load from 50% to 100% of the maximum load every 10 s and measure the 95th percentile tail latency, expressed
as QoS Tardiness. A QoS violation has occurred if the QoS Tardiness is above 1, otherwise QoS is satised. Figure 14 shows
the impact on QoS (bottom) upon sudden variations in load (top) for both, HipsterIn (during the exploitation phase) and
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Web-Search and Memcached.
Octopus-Man. We nd that Octopus-Man violates QoS due to aggressive core switching to minimize energy consumption.
By contrast, HipsterIn achieves more stable tail latency even at higher load (80%). Note that, from 75% to 90% of the load,
the QoS tardiness (extent of violation) experienced by HipsterIn is 3.7× (mean) lower than Octopus-Man.
Impact of learning time. HipsterIn aims to deliver the best balance between QoS guarantee and energy reduction
compared to heuristic policies (Table 3). In practice, to best optimize for energy eciency, and to improve QoS, HipsterIn
needs a short learning phase. Figure 15 shows the QoS guarantee and energy distribution over 100 s intervals for Web-Search,
for both HipsterIn and Octopus-Man. Each data point in the graph refers to a 100-second interval. The learning phase is set
to 200 s. As can be seen, HipsterIn quickly learns during the heuristic phase, which improves QoS guarantees. On the other
hand, for Octopus-Man, the QoS guarantees are consistently around the 80% mark, since it does not use past decisions and
their associated eects to improve the future decisions.
Impact of bucket sizes. Figure 16 shows the impact on QoS and energy savings when varying the load bucket sizes in
Hipster. The x-axis represents the bucket size, expressed as the percentage of maximum load. Each bar in the gure (y-axis)
represents the QoS violations and energy reductions normalized to Static (all big cores). Using a large bucket size forces
Hipster to use the same core conguration across a wide range of loads, whereas using a small bucket size allows ne-grained
control. A small bucket size therefore improves the energy savings, but it tends to cause rapid changes in core conguration
for small changes in load, and doing so incurs a larger number of QoS violations. On the other hand, larger bucket sizes
provide better QoS guarantee but lower energy savings, because they categorize large variations in load into a single load
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Lookup Table Memcached Web-Search
QoS Guarantee (%)
Unoptimized 99.4 96.5
Optimized 99.2 96.0
# of cong./load bucket
Unoptimized 13 13
Optimized 5 5
Table size
Unoptimized 1344 392
Optimized 120 (91% savings) 35 (91% savings)
Table 4. Results of the table size optimization in Hipster
bucket. Therefore, in tuning Hipster, we empirically determine the bucket size to maximize energy savings subject to at least
98% QoS guarantee.
Optimizing the lookup table size. Table 4 summarizes the QoS guarantee, number of congurations per load bucket,
and number of congurations for Memcached and Web-Search with unoptimized and optimized lookup tables. We quantify
the reduction in lookup table size by assessing the number of congurations stored for each load bucket at the end of the
execution. As shown in Table 4, the optimized lookup table saves 91 % of the memory footprint while providing similar QoS
guarantee to unoptimized lookup table because, it only stores those congurations that have been explored in the learning
phase and in the exploitation phase, the size of the table is further reduced by keeping only the top ve congurations with
the highest reward. This is possible, as the congurations explored at a given load level for a particular application are chosen
from only a subset of the congurations in the learning phase instead of random solutions as in Q-Learning.
4.4 HipsterCo Results
This section evaluates the eectiveness of HipsterCo, as a policy for collocating a single latency-critical workload and a mix of
batch workloads. The objective is to maximize the throughput of the batch workloads while satisfying QoS of the interactive
workloads.
Figure 17 shows the QoS guarantee (top), throughput (middle) and energy consumption (bottom) for Web-Search collocated
with batch workloads, managed by Octopus-Man and HipsterCo. All gures are normalized to a static mapping that allocates
the latency-critical workload to the two big cores and the batch workloads to the four small cores. The number of running
batch workloads is equal to the number of cores not utilized by Web-Search. We report the system throughput by aggregating
the IPS of all batch programs.
As shown in the top plot of Figure 17, HipsterCo consistently delivers 94% QoS guarantees, whereas Octopus-Man has
much lower QoS guarantees of 76%. This is because HipsterCo learns from the QoS behavior and performance history and
is able to jump directly to a core mapping and DVFS state that satises QoS. As a result, it incurs fewer core migrations
compared with Octopus-Man (see Section 4.3.3), so it achieves superior QoS guarantees.
As shown in the middle plot of Figure 17, for all benchmarks, Hipster and Octopus-Man deliver much higher throughput
compared to static mapping, with an average of 2.3× and 2.6× improvement, respectively. Both task managers improve
performance compared with the static mapping because they migrate the latency-critical workload to small cores during
periods of low load, allowing the batch workloads to run on big cores (which can be 2.6× more powerful than small cores).
For Calculix, a compute-bound application, HipsterCo achieves the highest throughput improvement over static of 3.35×,
and for libquantum, a memory-bound program, the least improvement is still 1.6×.
As shown in the bottom plot of Figure 17, HipsterCo reduces the energy consumption to an average of 80% of static,
whereas Octopus-Man increases energy to an average of 1.2 times that of static. This is because, as shown in Figure 2, Hipster
explores a wider range of core congurations, including DVFS settings and mixing core types. In contrast, Octopus-Man
only allows the latency-critical workload to occupy a single cluster and each cluster is set to the highest DVFS.
HipsterCo sometimes chooses a dierent performance–energy tradeo than Octopus-Man. An example is lbm, a memory
bound workload, for which HipsterCo delivers 40% the throughput of Octopus-Man, but 31% lower energy. There are two
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collocated with batch workloads. The results are normalized to static all big cores.
main reasons for this. Firstly, when HipsterCo uses DVFS for the latency-critical workloads, this DVFS setting also applies
to batch workloads running in the same cluster, reducing both batch throughput and system energy. Secondly, HipsterCo
sometimes uses a larger number of cores at lower DVFS, leaving fewer resources available for the batch workloads. As a
result, on average, HipsterCo marginally reduces performance (by 7%) but it delivers energy savings of 33%, both compared
with Octopus-Man.
5 DEPLOYMENT METHODOLOGY FOR NEW WORKLOADS
Hipster is a user-level daemon written in Python that is designed to implement a hybrid reinforcement learning approach
under Linux running on multicore machines. It is released under General Public License (GPL) v3 and its source is available for
download.4 To deploy Hipster, we perform a one-time platform proling to capture the power and performance characteristics
of the available hardware knobs (similar to Octopus-Man [56]). Next, the Hipster runtime is launched to manage a given
workload on a physical machine.
4https://bitbucket.org/rnishtala/hipster.git
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5.1 Platform Profiling
We prole the system by running a CPU-intensive stress microbenchmark (no memory access) at dierent core mappings
and DVFS settings to gather performance (such as IPS, instructions per second) and power statistics.5 The performance and
power statistics can be obtained using performance monitoring tools (see section 3.10) and power meters (see section 4.1),
respectively. Next, we sort and store the core congurations (the actions that will be used by Hipster) in the increasing order of
the system’s average power eciency (Performance per Watt). The system power is obtained by running the microbenchmark
on all cores at the highest DVFS setting.
To deploy a new latency-critical workload to be managed by Hipster, we quantify the maximum load (measured in terms
of queries/requests per second or similar) the system can handle running on the most power-ecient conguration while
satisfying the QoS target (measured in ms or s). This is a precursor to ensure the maximum load the system can handle
without violating a given tail latency target.
5.2 Hipster Runtime
Hipster is invoked periodically, with the period determined by the sampling interval of the latency-critical workload. Hipster
takes as input the system power consumption, QoS target, load, maximum load and latency (measured in ms or s) of the
latency-critical workload and nally, the performance (measured in IPS) of the throughput-oriented workload (if any). The
performance metrics such as QoS target, load and latency can be obtained either from the application directly (as in our case)
or an external proling tool such as Google Wide Proler (GWP) [61].
To make the best use of Hipster, we suggest tuning the upper threshold (QoSD) and lower threshold (QoSS), learning factor
(α ), discounting factor (γ ) empirically. Nevertheless, in the current implementation we predene the upper threshold and
lower threshold to 80% and 20% of the QoS target, respectively; and the learning factor and discounting factor are set to 0.6
and 0.9, respectively.
Our implementation assumes that there exists an ACPI (Advanced Conguration and Power Interface) governor [9] that
allows external changes in DVFS state. The governor selected on our ARM processor is userspace. The deployment stage of
Hipster needs permission to access Ring 0 or root as the ACPI module writes changes in DVFS state to the sysfs. We provide
an example of Hipster’s deployment method.
Hipster schedules the workloads using Hipster’s heuristic algorithm and reinforcement learning mechanism. For a multicore
server, we use Hipster to dynamically select the core mapping and DVFS state to “just meet” the QoS based on the load for an
interactive workload and any remaining resources are allocated to throughput-oriented workloads (if any).
6 RELATED WORK
Bubble-ux and Bubble-Up [46, 72] detect at runtime the memory pressure and nd the optimal collocation of processes to
avoid negative interference within latency-critical workloads. They also have a mechanism to detect negative interference
allocations via execution modulation. However such fall-back mechanism would not adhere to applications like Memcached,
as modulations have to be done at a ner granularity. DeepDive [53] identies and manages performance interference between
VM systems collocated on the same system. Q-Clouds [50] develop a feedback based mechanism to tune resource assignment
to avoid negative interference to collocated VMs. CPI2 [73] enables race-to-nish for low-priority workloads to not have
a deadlock with high priority services.
Octopus-Man [56] was designed for big.LITTLE architectures to map workloads on big and small cores at highest DVFS state
using a feedback controller in response to changes in measured latency. Heracles [41] uses a feedback controller that exploits col-
location of latency-critical and batch workloads while increasing the resource eciency of CPU, memory and network as long as
QoS target is met. However, this work explores modern Intel architectures with cache allocation technology (CAT) and DRAM
bandwidth monitor, which are available from Broadwell processors released after 2015. Pegasus [40] achieves high CPU energy
proportionality for low latency workloads using ne-grained DVFS techniques. TimeTrader [66] and Rubik [36] exploit request
queuing latency variation and apply any available slack from queuing delay to throughput-oriented workloads to improve en-
ergy eciency. Quasar [19] use runtime classication to predict interference and collocate workloads to minimize interference.
Carvalha et al. [10] introduced an approach to allocate a subset of the unused resources for long-term availability SLOs.
This methodology deploys time series forecasting under the premise that availability of resource usage patterns in short jobs.
5The stress microbenchmark is executed on each of the available cores simultaneously and is given by ”stress_cpu.c” in the source code.
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Nevertheless, this approach does not handle resource allocation eectively as short jobs do not have consistent resource
usage patterns. Furthermore, the approach ignores the unused and underused resources caused by time-varying demands in
data center environments.
Tarcil [20] and Firmament [27] uses information on the type of resources applications need in a sampling interval to deploy
in distributed cluster which uses an analytically-derived sampling framework that provides high quality resources within a
few milliseconds.
Violaine et al. [67] develop a dynamic resource allocation algorithm which considers each the architectural characteristics
of the infrastructure such as performance, energy consumption, and their turn on/o latency. Using such information,
the framework makes decisions of resource reallocation to ensure that there exist as little as possible QoS violations for
latency-critical workloads while having potential energy gains.
KnightShift [68] introduces a server architecture that couples commercial available compute nodes to adapt the changes in
system load and improve energy proportionality. Autoscale [60] is for load-balancing a single workload, whereas Hipster could
be used for multi-tenant data centers (dierent workloads on dierent nodes). Also, Autoscale cannot exploit heterogeneity
properly. In contrast, at low utilization, Hipster can use the small cores for the latency-critical workloads and leave the big
cores for batch workloads.
Tesauro et al. [65] use an oine model based on heuristics for autonomous resource allocation, which may be limited to
specic architectures or applications. Building a lookup table at runtime is important because applications have diverse power
and performance characteristics which need to be learnt individually (as shown in Section 2). Prior work has previously
introduced optimizations for lookup tables, which include building a priority queue for each load bucket, and eliminating
congurations that seldom occur, and controlling the table size using function approximations as in [34, 66].
7 CONCLUSION
We propose Hipster, a hybrid scheme that combines heuristics and reinforcement learning to manage heterogeneous cores
with DVFS control for improved energy eciency. We show that Hipster performs well across workloads and interactively
adapts the system by learning from the QoS/power/performance history to best map workloads to the heterogeneous cores
and adjust their DVFS settings. When only latency-critical workloads are running in the system, Hipster reduces energy
consumption by 13% in comparison to prior work. In addition, to improve resource eciency in shared data centers by
running both latency-critical and batch workloads on the same system, Hipster improves batch workload throughput by 2.3×
compared to a static and conservative policy, while meeting the QoS targets for the latency-critical workloads.
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